


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)
Search: ☒ The ACM Digital Library ☐ The Guide

specman constraint


 Searching within **The ACM Digital Library** for: specman constraint ([start a new search](#))

Found 28 of 267,145

REFINE YOUR SEARCH

Search Results

[Related Journals](#)[Related SIGs](#)[Related Conferences](#)Sort by [relevance](#)

▼ Refine by Keywords

specman constraint

Discovered Terms

▼ Refine by People

[Names](#)
[Institutions](#)
[Authors](#)

▼ Refine by Publications

[Publication Year](#)
[Publication Names](#)
[ACM Publications](#)
[All Publications](#)
[Publishers](#)

▼ Refine by Conferences

[Sponsors](#)
[Events](#)
[Proceeding Series](#)

Results 1 - 20 of 28

[Save results to a Binder](#)

- 1 [Supporting sequential assumptions in hybrid verification](#)
 Ed Cerny, Ashvin Dsouza, Kevin Harer, Pei-Hsin Ho, Tony Ma
 January 2005 **ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference**
Publisher: ACM
 Full text available: Pdf (295.06 KB) [Additional Information: full citation, abstract](#)
Bibliometrics: Downloads (6 Weeks): 2, Downloads (12 Months): 9, Download

We present a method for using a set of temporal properties (SVA, PSL, for industrial-strength hybrid verification that combines formal methods demonstrate the effectiveness ...

- 2 [A framework for object oriented hardware specification, verification, and synthesis](#)
 T. Kuhn, T. Oppold, M. Winterhofer, W. Rosenstiel, Marc Edwards, Yaron Krieger
 June 2001 **DAC '01: Proceedings of the 38th annual Design Automation Conference**
Publisher: ACM [Request Permissions](#)
 Full text available: Pdf (222.17 KB) [Additional Information: full citation, abstract](#)
Bibliometrics: Downloads (6 Weeks): 4, Downloads (12 Months): 18, Download

We describe two things. First, we present a uniform framework for object oriented hardware. For this purpose the object oriented language "e" is introduced in an environment that ...

Keywords: high-level synthesis, object oriented hardware modeling, verification

- 3 [Modelling hardware verification concerns specified in the e language](#)
 Darren Galpin, Cormac Driver, Siobhán Clarke
 March 2009 **AOSD '09: Proceedings of the 8th ACM international conference on Aspect-oriented software development**
Publisher: ACM [Request Permissions](#)
 Full text available: Pdf (501.84 KB) [Additional Information: full citation, abstract](#)
Bibliometrics: Downloads (6 Weeks): 6, Downloads (12 Months): 64, Download

"e" is an aspect-oriented hardware verification language that is widely used throughout the development and execution of testbenches. In recent years developed at ...


ADVANCED SEARCH [Advanced Search](#)**FEEDBACK**


Please provide us with feedback

Found 28 of 267,145

Keywords: aspect-oriented modelling, e, hardware verification, theme,

4 [Object oriented hardware synthesis and verification](#)

 T. Kuhn, T. Oppold, C. Schulz-Key, M. Winterholer, W. Rosenstiel, M. Edwa
September 2001 **ISSS '01: Proceedings of the 14th international symposium**
Publisher: ACM

Full text available:  Pdf (96.62 KB)

Additional Information: [full citation](#), [abstr](#)

Bibliometrics: Downloads (6 Weeks): 1, Downloads (12 Months): 11, Download

The synthesis of hardware from object oriented specifications is present that has been proven to be highly efficient for the verification of hardware


Keywords: high-level synthesis, object oriented hardware modeling, v

5 [Common Reusable Verification Environment for BCA and RTL Mode](#)

Giuseppe Falconeri, Walid Naifer, Nizar Romdhane

March 2005 **DATE '05: Proceedings of the conference on Design, Automation and Test in Europe**, Volume 3

Publisher: IEEE Computer Society


Full text available:  Pdf (142.01 KB)

Additional Information: [full citation](#), [abstr](#)

Bibliometrics: Downloads (6 Weeks): 0, Downloads (12 Months): 11, Download

This paper deals with a common verification methodology and environment aim is to save effort by avoiding the same work done twice by different for the two design views. Applying ...

6 [Random stimulus generation using entropy and XOR constraints](#)

 Stephen M. Plaza, Igor L. Markov, Valeria Bertacco

March 2008 **DATE '08: Proceedings of the conference on Design, Automation and Test in Europe**

Publisher: ACM

Full text available:  Pdf (1.96 MB)

Additional Information: [full citation](#), [abstr](#)

Bibliometrics: Downloads (6 Weeks): 3, Downloads (12 Months): 41, Download


Despite the growing research effort in formal verification, constraint-based part of design validation, especially for large design components where stimulating important ...

7 [A comparison of three verification techniques: directed testing, pseudoc checking](#)

 Mike G. Bartley, Darren Galpin, Tim Blackmore

June 2002 **DAC '02: Proceedings of the 39th annual Design Automation**



Publisher: ACM 

Full text available:  Pdf (212.50 KB)

Additional Information: [full citation](#), [abstr](#)




Bibliometrics: Downloads (6 Weeks): 4, Downloads (12 Months): 20, Download

This paper describes the verification of two versions of a bridge between performed just as the Infineon Technologies Design Centre in Bristol was Specman) and property ...

-  [Design experience of a chip multiprocessor merlot and expectation b](#)
 Satoshi Matsushita
 October 2002 **ISSS '02: Proceedings of the 15th international symposium c**
Publisher: ACM
 Full text available:  Pdf (797.44 KB) **Additional Information:** [full citation, abstr](#)
Bibliometrics: Downloads (6 Weeks): 3, Downloads (12 Months): 21, Downloa

We have fabricated a Chip Multiprocessor prototype code-named Merlot multithreading architecture. On Merlot, multiple threads provide wider i level parallel (ILP) processors like superscalar ...

Keywords: CMP, chip multiprocessor, deign experience, functional veri

- 9 [Shortening the verification cycle with synthesizable abstract models](#)
 Alon Gluska, Lior Libis
 July 2009 **DAC '09: Proceedings of the 46th Annual Design Automation**
Publisher: ACM  [Request Permissions](#)
 Full text available:  Pdf (119.79 KB) **Additional Information:** [full citation, abstr](#)
Bibliometrics: Downloads (6 Weeks): 12, Downloads (12 Months): 12, Downlo


Abstract modeling has been widely used, albeit independently, for both of SoC designs. In this paper we show that proper selection of modeling the same code useful for ...

Keywords: abstract modeling, logic design, verification

- 10 [Specification-driven directed test generation for validation of pipeline](#)
 Prabhat Mishra, Nikil Dutt
 July 2008 **Transactions on Design Automation of Electronic Syster**
Publisher: ACM  [Request Permissions](#)
 Full text available:  Pdf (533.05 KB) **Additional Information:** [full citation, abstr](#)
Bibliometrics: Downloads (6 Weeks): 12, Downloads (12 Months): 69, Downlo

Functional validation is a major bottleneck in pipelined processor design design complexity and lack of efficient techniques for directed test gene overall validation effort, ...

Keywords: Model checking, functional validation, test generation



- 11 [Functional Coverage Driven Test Generation for Validation of Pipelin](#)
 Prabhat Mishra, Nikil Dutt
 March 2005 **DATE '05: Proceedings of the conference on Design, Aut**
 2, Volume 2
Publisher: IEEE Computer Society
 Full text available:  Pdf (144.35 KB) **Additional Information:** [full citation, abstr](#)
Bibliometrics: Downloads (6 Weeks): 0, Downloads (12 Months): 29, Downloa

Functional verification of microprocessors is one of the most complex ar on-chip design process. A significant bottleneck in the validation of such coverage metric. This ...

12 Property-Specific Testbench Generation for Guided Simulation

Aarti Gupta, Albert E. Casavant, Pranav Ashar, Akira Mukaiyama, Kazutoshi January 2002 **ASP-DAC '02**: Proceedings of the 2002 Asia and South Pacific

Publisher: IEEE Computer Society


Full text available:  [Publisher Site](#),  [Pdf](#) (208.21 KB) Additional Information: [full citation](#)

Bibliometrics: Downloads (6 Weeks): 3, Downloads (12 Months): 18, Download

Simulation continues to be the primary technique for functional validation simulation vectors be effective in targeting the types of bugs designers coverage metrics. The overall ...

Keywords: guided simulation, intelligent testbench generation, witness symbolic model checking, approximate model checking, iterative refiner

13 Scheduling-based test-case generation for verification of multimedia

 Amir Nahir, Avi Ziv, Roy Emek, Tal Keidar, Nir Ronen

July 2006 **DAC '06**: Proceedings of the 43rd annual Design Automation

Publisher: ACM  [Request Permissions](#)


Full text available:  [Pdf](#) (611.10 KB) Additional Information: [full citation](#), [abstract](#)

Bibliometrics: Downloads (6 Weeks): 6, Downloads (12 Months): 20, Download

Multimedia SoCs are characterized by a main controller that directs the charge of a stage in the processing of a media stream. The verification to time-to-market ...

Keywords: functional verification, system on a chip, test generation

14 Coverage-oriented verification of banias

 Alon Gluska

June 2003 **DAC '03**: Proceedings of the 40th annual Design Automation

Publisher: ACM  [Request Permissions](#)

Full text available:  [Pdf](#) (178.40 KB) Additional Information: [full citation](#), [abstract](#)

Bibliometrics: Downloads (6 Weeks): 5, Downloads (12 Months): 17, Download

The growing complexity of state-of-art microprocessors dictates the use Functional coverage was widely applied in the verification of Banias, Int solely for the mobile computing ...

Keywords: coverage, functional coverage, logic design, logic verificatio

15 Verification of chip multiprocessor memory systems using a relaxed


Ofer Shacham, Megan Wachs, Alex Solomatnikov, Amin Firoozshahian, Ste November 2008 **MICRO '08**: Proceedings of the 2008 41st IEEE/ACM Intern

Publisher: IEEE Computer Society


Full text available:  Pdf (643.10 KB)Additional Information: [full citation](#), [abstract](#)**Bibliometrics:** Downloads (6 Weeks): 11, Downloads (12 Months): 66, Download

Verification of chip multiprocessor memory systems remains challenging
 validate protocols, simulation is still the dominant method used to valid.
 Having a memory scoreboard, a high-level ...

- 16 [A mixed-signal verification kit for verification of analogue-digital circuit](#)
 G. Bonfini, M. Chiavacci, R. Mariani, E. Pescari
 March 2006 **DATE '06: Proceedings of the conference on Design, automation and test in Europe**
Publisher: European Design and Automation Association

Full text available:  Pdf (202.50 KB)Additional Information: [full citation](#), [abstract](#)**Bibliometrics:** Downloads (6 Weeks): 1, Downloads (12 Months): 8, Download

This paper presents an innovative approach for analogue and mixed-signal verification
 kit" that makes use of concepts used in state-of-art digital verification, including
 coverage elaboration, ...

- 17 [StressTest: an automatic approach to test generation via activity monitoring](#)
 Ilya Wagner, Valeria Bertacco, Todd Austin
 June 2005 **DAC '05: Proceedings of the 42nd annual Design Automation Conference**

Publisher: ACM Full text available:  Pdf (896.33 KB)Additional Information: [full citation](#), [abstract](#)**Bibliometrics:** Downloads (6 Weeks): 9, Downloads (12 Months): 32, Download

The challenge of verifying a modern microprocessor design is an overwhelming task
 architectures combined with heavy time-to-market pressure have forced
 immense verification teams in the hope ...


Keywords: architectural simulation, directed-random simulation, high-level

- 18 [Depth-driven verification of simultaneous interfaces](#)
 Ilya Wagner, Valeria Bertacco, Todd Austin
 January 2006 **ASP-DAC '06: Proceedings of the 2006 Asia and South Pacific Design Automation Conference**
Publisher: IEEE Press

Full text available:  Pdf (234.57 KB)Additional Information: [full citation](#), [abstract](#)**Bibliometrics:** Downloads (6 Weeks): 0, Downloads (12 Months): 6, Download

The verification of modern computing systems has grown to dominate the design process
 success as designs continue to be released with latent bugs. This trend
 integrated system-on-a-chip ...

- 19 [New methods and coverage metrics for functional verification](#)
 Vasco Jerinić, Jan Langer, Ulrich Heinkel, Dietmar Müller
 March 2006 **DATE '06: Proceedings of the conference on Design, automation and test in Europe**
Publisher: European Design and Automation Association

Full text available:  Pdf (174.19 KB)Additional Information: [full citation](#), [abstract](#)**Bibliometrics:** Downloads (6 Weeks): 0, Downloads (12 Months): 20, Download


An ever increasing portion of design effort is spent on functional verification. The number of possible combinations of a design's attributes is likely to be very large and exploring this space. State-of-the-art ...

20 FSM-based transaction-level functional coverage for interface compliance

Man-Yun Su, Che-Hua Shih, Juinn-Dar Huang, Jing-Yang Jou

January 2006 **ASP-DAC '06: Proceedings of the 2006 Asia and South Pacific**

Publisher: IEEE Press

Full text available:  Pdf (285.81 KB)

Additional Information: full citation, abstract

Bibliometrics: Downloads (6 Weeks): 7, Downloads (12 Months): 27, Downloads

Interface compliance verification plays a very important role in modern quantitative analysis of simulation completeness, adequate coverage metrics. We propose a finite state machine (FSM) ...

The ACM Portal is published by the Association for Computing Machinery. Copyright ©

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  Adobe Acrobat  QuickTime  Windows Media Player